



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/896,426	06/29/2001	Sunetra K. Mendis	VISA-56	2277
28112	7590	10/05/2004		
GEORGE O. SAILE & ASSOCIATES 28 DAVIS AVENUE POUGHKEEPSIE, NY 12603			EXAMINER VIEAUX, GARY	
			ART UNIT	PAPER NUMBER
			2612	8

DATE MAILED: 10/05/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/896,426

Applicant(s)

MENDIS ET AL.

Examiner

Gary C. Vieaux

Art Unit

2612

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 29 June 2001.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 01 October 2001 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 3.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Drawings

Figure 1 should be designated by a legend such as --Prior Art-- because only
5 that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in
compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid
abandonment of the application. The replacement sheet(s) should be labeled
"Replacement Sheet" in the page header (as per 37 CFR 1.121(d)) so as not to obstruct
any portion of the drawing figures. If the changes are not accepted by the examiner, the
10 applicant will be notified and informed of any required corrective action in the next Office
action. The objection to the drawings will not be held in abeyance.

The drawings are also objected to because figure 1 is not an adequate
representation of a Bayer pattern color mosaic in which three separate colors are
distinctly represented. Corrected drawing sheets in compliance with 37 CFR 1.121(d)
15 are required in reply to the Office action to avoid abandonment of the application. Any
amended replacement drawing sheet should include all of the figures appearing on the
immediate prior version of the sheet, even if only one figure is being amended. The
figure or figure number of an amended drawing should not be labeled as "amended." If
a drawing figure is to be canceled, the appropriate figure must be removed from the
20 replacement sheet, and where necessary, the remaining figures must be renumbered
and appropriate changes made to the brief description of the several views of the
drawings for consistency. Additional replacement sheets may be necessary to show the

renumbering of the remaining figures. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office
5 action. The objection to the drawings will not be held in abeyance.

Specification

The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction
10 of the following is required:

Regarding claim 1, page 8 line 6, proper antecedent basis for "focusing an image on the image sensor" is not found within the specification. Examination will still be conducted on the merits of the claim as best interpreted by the examiner.

Regarding claim 17, page 11 line 14, proper antecedent basis for "connecting
15 one or more of said bad pixel's nearest neighbors to the array at said address, whereby said nearest neighbors serve, in combination, as a replacement for said bad pixel" is not found within the specification. Examination will still be conducted on the merits of the claim as best interpreted by the examiner.

20

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the

art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 18 and 19 are rejected under 35 U.S.C. 112, first paragraph, as failing to

5 comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

10 Regarding claim 18, the specification is found to provide neither direction nor guidance for the method including the use of fusible link or anti-fuse technology, as it applies to disconnection of said bad pixel from, and connection of one or more nearest neighbor pixels to, the array.

15 Regarding claim 19, the specification is found to provide neither direction nor guidance for the method including chip level wiring, as it applies to determining at which address a bad pixel is located is performed prior to dicing into chips, thereby enabling the steps of disconnecting said bad pixel from, and connecting one or more nearest neighbor pixels to, the array to be accomplished by means of chip-level wiring.

Claim Rejections - 35 USC § 102

20 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

25 (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-4, 6-12, 14-17 and 20 are rejected under 35 U.S.C. 102(b) as being anticipated by Rambaldi et al. (US #6,618,084.)

Regarding claim 1, Rambaldi teaches a method for improving a CMOS active image sensor chip that includes an array of pixels, comprising: providing, on said chip, a
5 directory for storing pixel addresses (col. 3 lines 49-52); testing the pixel array to determine at which addresses bad pixels are located (fig. 4A); permanently storing in said directory said bad pixel addresses (fig. 4A step 516; col. 3 lines 36-39; col. 5 lines 47-48); focusing an image on the image sensor (fig. 4B; col. 9 lines 57-61; col. 12 lines 11-18); checking the directory to determine if any given pixel of the sensor array is bad
10 (fig. 4B step 536); if a particular pixel is found to be bad, thereby showing that its signal is spurious, transferring signal intensity data from the bad pixel's nearest neighbors into a buffer memory (fig. 4B steps 538, 554; col. 10 lines 21-37); from said nearest neighbor data, computing a replacement value for the bad pixel (fig. 4B step 552; col. 10 lines 10-15); and substituting said replacement value for said bad pixel signal value
15 (fig. 4B step 554.)

Regarding claim 2, Rambaldi teaches all the limitations of claim 2 (see the 102(b) rejection to claim 1 supra), including teaching a method wherein the step of permanently storing the bad addresses further comprises using flash memory technology (col. 5 lines 34-48.)

20 Regarding claim 3, Rambaldi teaches all the limitations of claim 3 (see the 102(b) rejection to claim 1 supra), including teaching a method wherein the step of computing

replacement signal data from nearest neighbors and then transferring it to the array is performed on the chip (fig. 1 indicator 10; col. 5 lines 30-34.)

Regarding claim 4, Rambaldi teaches all the limitations of claim 4 (see the 102(b) rejection to claim 1 supra), including teaching a method wherein the step of computing
5 replacement signal data from nearest neighbors and then transferring it to the array is performed on a separate chip (col. 5 lines 30-34.)

Regarding claim 6, Rambaldi teaches all the limitations of claim 6 (see the 102(b) rejection to claim 1 supra), including teaching a method wherein said nearest neighbors
10 are in the same row as the bad pixel (col. 2 lines 46-57; col. 11 lines 24-28.)

Regarding claim 7, Rambaldi teaches all the limitations of claim 7 (see the 102(b) rejection to claim 1 supra), including teaching a method wherein said nearest neighbors are in the same column as the bad pixel (col. 2 lines 46-57.)

Regarding claim 8, Rambaldi teaches all the limitations of claim 8 (see the 102(b)
15 rejection to claim 1 supra), including teaching a method wherein said nearest neighbors are in the same diagonal as the bad pixel (col. 2 lines 46-57; col. 11 lines 24-28.)

Regarding claim 9, Rambaldi teaches a method for improving a Bayer pattern color mosaic (fig. 5), comprising: providing a chip having an array of alternating blue-green and red-green sensors (fig. 5); providing, on said chip, a directory for storing
20 pixel addresses (col. 3 lines 49-52); testing the pixel array to determine at which addresses bad pixels are located (fig. 4A); permanently storing in said directory said bad pixel addresses (fig. 4A step 516; col. 3 lines 36-39; col. 5 lines 47-48); focusing an

image on the image sensor (fig. 4B; col. 9 lines 57-61; col. 12 lines 11-18); checking the directory to determine if any given pixel of the sensor array is bad (fig. 4B step 536); if a particular pixel is found to be bad, thereby showing that its signal is spurious, transferring signal intensity data from the bad pixel's nearest neighbors of the same
5 color into a buffer memory (fig. 4B steps 538, 554; col. 11 lines 16-28); from said same-color nearest neighbor data, computing a replacement value for the bad pixel (fig. 4B step 552; col. 11 lines 24-28); and substituting said replacement value for said bad pixel signal value (fig. 4B step 554.)

Regarding claim 10, Rambaldi teaches all the limitations of claim 10 (see the
10 102(b) rejection to claim 9 supra), including teaching a method wherein the step of permanently storing the bad addresses further comprises using flash memory technology (col. 5 lines 34-48.)

Regarding claim 11, Rambaldi teaches all the limitations of claim 11 (see the 102(b) rejection to claim 9 supra), including teaching a method wherein the step of
15 computing replacement signal data from same-color nearest neighbors and then transferring it to the array is performed on the chip (fig. 1 indicator 10; col. 5 lines 30-34.)

Regarding claim 12, Rambaldi teaches all the limitations of claim 12 (see the 102(b) rejection to claim 9 supra), including teaching a method wherein the step of
20 computing replacement signal data from same-color nearest neighbors and then transferring it to the array is performed on a separate chip (col. 5 lines 30-34.)

Regarding claim 14, Rambaldi teaches all the limitations of claim 14 (see the 102(b) rejection to claim 9 supra), including teaching a method wherein said same-color nearest neighbors are in the same row as the bad pixel (fig. 5; col. 2 lines 46-57; col. 11 lines 24-28.)

5 Regarding claim 15, Rambaldi teaches all the limitations of claim 15 (see the 102(b) rejection to claim 9 supra), including teaching a method wherein said same-color nearest neighbors are in the same column as the bad pixel (fig. 5; col. 2 lines 46-57.)

10 Regarding claim 16, Rambaldi teaches all the limitations of claim 16 (see the 102(b) rejection to claim 9 supra), including teaching a method wherein said same-color nearest neighbors are in the same diagonal as the bad pixel (fig. 5; col. 2 lines 46-57; col. 11 lines 24-28.)

15 Regarding claim 17, Rambaldi teaches a method for improving a pixel array, comprising: testing the pixel array to determine at which address a bad pixel is located (fig. 4A); disconnecting said bad pixel from the array (fig. 4A step 516; in which “disconnecting” is equated with the storing of the bad pixel address in memory); and connecting one or more of said bad pixel’s nearest neighbors to the array at said address, whereby said nearest neighbors serve, in combination, as a replacement for said bad pixel (fig. 4B step 554; col. 10 lines 10-15; in which “connecting” is equated with the association of nearest neighbor data.)

20 Regarding claim 20, Rambaldi teaches all the limitations of claim 17 (see the 102(b) rejection to claim 17 supra), including teaching a method wherein said nearest neighbors are in the same row as the bad pixel (col. 2 lines 46-57; col. 11 lines 24-28.)

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

5 (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

10 **Claims 5 and 13** are rejected under 35 U.S.C. 103(a) as being unpatentable over Rambaldi et al. (US #6,618,084), in view of Examiner's Official Notice.

Regarding claim 5, Rambaldi teaches all the limitations of claim 5 (see the 102(b) rejection to claim 1 supra), except for directly teaching a method wherein the step of computing replacement signal data from nearest neighbors and then transferring it to
15 the array is performed on a host computer. Official Notice is taken regarding pixel correction being performed by software found on a host computer; a concept that is well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to employ a host computer to compute replacement signal data from nearest neighbors and then transfer it to the array in order
20 to conserve chip real estate.

Regarding claim 13, Rambaldi teaches all the limitations of claim 13 (see the 102(b) rejection to claim 9 supra), except for directly teaching a method wherein the step of computing replacement signal data from same-color nearest neighbors and then transferring it to the array is performed on a host computer. Official Notice is taken
25 regarding pixel correction being performed by software found on a host computer; a concept that is well known and expected in the art. It would have been obvious to one

of ordinary skill in the art at the time the invention was made to employ a host computer to compute replacement signal data from same-color nearest neighbors and then transfer it to the array in order to conserve chip real estate.

5

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Dong (US #6,665,009) discloses a similar pixel defect correction method.

Fossum et al. (US #6,611,288) discloses a similar pixel defect correction method.

10

Yen et al. (US# 6,724,945) discloses a pixel defect correction method employing horizontal, vertical and diagonal positions in the computing a replacement value.

Watanabe et al. (US #6,002,433) discloses a pixel correction method employing diagonal positions in the computing a replacement value.

15

Contact

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Gary C. Vieaux whose telephone number is 703-305-9573. The examiner can normally be reached on Monday - Friday, 8:00am - 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wendy Garber can be reached on (703) 305-4929. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.


20

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only.

- 5 For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Gary C. Vieaux
Examiner
Art Unit 2612

10 Gcv2


WENDY R. GARBER
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600